

# MS-7379 uATX

Version :2.0

PCB Size 244\*215mm (ODP)

## CPU:

Intel Pentium 4, Pentium D, Core2 Duo,  
Wolfdale, Kentsfield processors in  
LGA775 Package.

## System Chipset:

Intel Bearlake G31 - MCH (North Bridge)  
Intel ICH7/ICH7R (South Bridge)

## On Board Chipset:

**BIOS -- SPI 4M EEPROM**  
Aliza Codec -- ALC883/888/861D/660  
LPC Super I/O -- W83627DHG  
LAN-- REALTEK RTL8101E/8111B  
Clock Gen- RTM876-660

## Main Memory:

Dual Channel DDR II \* 2 (Max 2GB)

## Expansion Slots:


PCI2.2 SLOT \* 2  
PCI EXPRESS X16 SLOT  
PCI EXPRESS X1 SLOT

## RICH PWM:


Controller: ST L6703


Cover Sheet	1
Block Diagram/Clock Map/Power Map	2-4
Intel LGA775 CPU	5-7
Intel Bearlake G31 - MCH	8-11
Intel ICH7 - PCI & DMI & CPU & IRQ	12
Intel ICH7 - LPC & ATA & USB & GPIO	13
Intel ICH7 - POWER	14
Clock Gen- RTM876-660	15
LPC I/O - W83627DHG	16
Azalia - ALC883/888/861D/660	17
LAN REALTEK RTL8101E/8111B	18
DDR II System Memory 1 & 2	19-20
DDR II VTT Decoupling	21
PCI EXPRESS X16 & X1 Slot	22
PCI Slot 1 & 2	23
ATA33/66/100 IDE & SATA Connectors	24
VGA connector	25
USB Connectors	26
ATX Connetcor & Front Panel & Fan	27
ACPI MS7 & SYSTEM POWER	28
VRM 11 -ST L6703	29
HISTORY	30
AutoBOM parts	31-34

# Block Diagram





# CLOCK MAP










### CPU SIGNAL BLOCK



PLACE BPM/TCK/TDI/TMS TERMINATION NEAR CPU  
PLACE TDO TERMINATION NEAR CONNECTOR












20 DATA\_B[0..63] <-> DATA\_B[0..63]  
20 DQM\_B[0..7] <-> DQM\_B[0..7]  
19 DATA\_A[0..63] <-> DATA\_A[0..63]  
19 DQM\_A[0..7] <-> DQM\_A[0..7]  
19,21 MAA\_A[0..14] <-> MAA\_A[0..14]  
20,21 MAA\_B[0..14] <-> MAA\_B[0..14]



PLACE 0.1UF CAP CLOSE TO MCH

$DDR\_RCOMPV_{OH} = 0.8 * VCC\_DDR$   
 $DDR\_RCOMPV_{OL} = 0.2 * VCC\_DDR$


**MSI MICRO-STAR INT'L CO., LTD.**

Intel Bearlake G31 - CPU Signals

MS-7379

Rev 2.0


Date: Thursday, July 12, 2007 Sheet 9 of 34










# ICH 7 PART 2/3



Following are the GPIOs that need to be terminated properly if not used:  
GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3\_3 if unused.  
GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3\_3 if unused.













```
VCC1_05 ----- 1.31A
VCC1_5_A ---- 0.97A
VCC1_5_B ---- 0.74A
VCC3_3 ----- 0.58A
VCCSUS3_3 --- 0.7A
V5REF ----- 6mA
V5REFSUS ---- 10mA
V CPU IO ---- 14mA
```



ICH 7  
PART 3/3



For HALT test. Please place at bottom  
side under ICH7



**MICRO-STAR INT'L CO., LTD.**

Title Intel ICH7 - POWER



Size	Document Number
------	-----------------

MS-7379

Rev  
2.0

Date: Thursday, July 12, 2007

Sheet 14 of 34









## ALC888 CODEC

883 :B09-LC88304-R09  
888: B09-LC88804-R09  
861D:B09-LC86124-R09




ALC883 JACK DETECT




## <sup>23</sup> Azalia Front Audio Connector

Place those component close to audio connector.




ALC888 JACK




PN:N54-26F0151-S42


## SPDIF\_OUT



## AUDIO CODE REGULATORS




For EM





**MICRO-STAR INT'L CO., LTD.**

Title			
ALC888 CO-LAY ALC883 CODEC			
Size	Document Number		Rev
	MS-7379		2.0
Date:	Thursday, July 12, 2007	Sheet	17 of 34




## DDR2 DIMM A



# DDR2 DIMM B

9 DATA\_B[0..63] <-> DATA\_B[0..63]  
 9,21 MAA\_B[0..14] <-> MAA\_B[0..14]  
 9 DQM\_B[0..7] <-> DQM\_B[0..7]




ADDRESS: 010  
0xA4


MICRO-STAR INT'L CO., LTD.		
Title		
DDR II DIMM A & B		
Size	Document Number	Rev
	MS-7379	2.0
Date:	Thursday, July 12, 2007	Sheet 20 of 34



# PCI EXPRESSX16 PORT



# PCI EXPRESSX1 PORT






12 AD[0..31] ↔ AD[0..31]

12 C\_BE#[0..3] ↔ C\_BE#[0..3]

12 PREQ#[0..5] ↔ PREQ#[0..5]




```

IDSEL = AD17
MASTER = PREQ#1
PIRQ#B

```


Pin connections for the 8P4R-2.7K0402 component:

Pin	Signal	Value/Label
1	TRDY#	
2	DEVS#	
3	IRDY#	
4	FRAME#	
5		VCC5
6		RN33
7		8P4R-2.7K0402
8		
1	SERR#	
2	PERR#	
3	LOCK#	
4	STOP#	
5		VCC5
6		RN34
7		8P4R-2.7K0402
8		
1	PREQ#1	
2	PREQ#0	
3	PREQ#2	
4	PREQ#3	
5		VCC5
6		RN32
7		8P4R-2.7K0402
8		
1	REQ#4	
2	ACK#6	
3		4.7K0402
4		VCC5




Title			
PCI 1~ 2 Slots			
Size	Document Number		Rev
	MS-7379		2.0
Date:	Thursday, July 12, 2007	Sheet	23 of 34

# ATA 33/66/100 IDE Connectors



# SERIAL ATA CONNECTOR BLOCK



www.kythuativitinh.com





## Video Connector

Thw R ,G ,B route lengths should be length match to 200mils.

PLACE CLOSE TO MCH,  
WITHIN 225mils.


PLACE CLOSE TO VGA CONNECTOR

As close as possible to VGA connector within 0.5 inch




<b>&lt;OrgAddr1&gt; MICRO-STAR INT'L CO., LTD.</b>			
Title			
VGA connector			
Size	Document Number	Rev	
	<b>MS-7379</b>	<b>2.0</b>	
Date:	Thursday, July 12, 2007	Sheet	25 of 34


### **POWER CIRCUIT FOR USB PORT 0,1,2,3 (REAR)**




### REAR PANEL USB CONNECTOR FOR USB PORT 0,1




### REAR PANEL USB CONNECTOR FOR USB PORT 2,3




### POWER CIRCUIT FOR USB PORT (FRONT)




### FRONT PANEL USB CONNECTOR FOR USB PORT 6,7




### FRONT PANEL USB CONNECTOR FOR USB PORT 4,5




## ATX Connector




## INTEL/PB Front Panel Connector




## CPU FAN




### MSI Front Panel Connector



### SYSTEM FAN




DDRTYPE	VDIMM
PULL LOW	2.5V
PULL HIGH	1.8V





- 1.P18- C186 change to C0603
- 2.P23- ADD R438 R268 2000hm
- 3.P26-change OC# circuits
- 4.P18-add 8111C circuits
- 5.P16-add MOS TEMPERATURE SENSER circuits
- 6.P28-add c603
- 7.P16-add c602
- 8.P15-add R474
- 9.P25-change C136,C129,C120=10PF,R200,R210=15Ohm.  
C115=56P,C112=27P
- 10.P13-change R424=180hm
- 11.P13-change R394=25.5Ohm
- 12.P16-change VCC\_KM to VCC5\_SB

www.kythuatvitinh.com


		<b>MICRO-STAR INT'L CO., LTD.</b>	
Title			
History			
Size	Document Number		Rev
	MS-7379		2.0
Date:	Thursday, July 12, 2007		Sheet 30 of 34

Auto-BOM Manual Parts


PCB1  
PCB  
CON2\_1

B\_BAT1  
BAT-BCR2032P-RH

G31 HEATSINK




ICH7 HEATSINK



@MACH 060113  
A10: 946GZ+RTL810SC/8100C+VGA+ALC883  
A20: 946PL+INTEL 82562V+PCI\_EX16+ALC883

www.kythuatvitinh.com

		<b>MICRO-STAR INT'L CO., LTD.</b>	
Title AutoBOM			
Size	Document Number MS-7379		Rev 2.0
Date:	Thursday, July 12, 2007		Sheet 31 of 34

IC#7									
GPIO	Alt Func	PIN	I/O/NC	POWER	PU	SMI	TOL	DEFAULT	SIGNAL NAME
GPIO0	Unmultiplexed	AB18	I/O	CORE	N	Y	3.3V	GPI	STRAPPED
GPIO1	REQ5#	C8	I/O	CORE	N	Y	5V	GPI	PREQ#5
GPIO2	PIRQE#	G8	I/OD	CORE	N	Y	5V	GPI	PIRQE#E
GPIO3	PIRQF#	F7	I/OD	CORE	N	Y	5V	GPI	PIRQF#F
GPIO4	PIRQG#	F8	I/OD	CORE	N	Y	5V	GPI	PIRQG#G
GPIO5	PIRQH#	G7	I/OD	CORE	N	Y	5V	GPI	PIRQH#H
GPIO6	Unmultiplexed	AC21	I/O	CORE	N	Y	3.3V	GPI	ATADET0
GPIO7	Unmultiplexed	AC18	I/O	CORE	N	Y	3.3V	GPI	STRAPPED HI
GPIO8	Unmultiplexed	E21	I/O	Resume	N	Y	3.3V	GPI	STRAPPED
GPIO9	Unmultiplexed	E20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO10	Unmultiplexed	A20	I/O	Resume	N	Y	3.3V	GPI	STRAPPED
GPIO11	SMBALERT#	B23	I/O	Resume	N	Y	3.3V	Native	SMB_ALERT#
GPIO12	Unmultiplexed	F19	I/O	Resume	N	Y	3.3V	GPI	SIO_PME#
GPIO13	Unmultiplexed	E19	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO14	Unmultiplexed	R4	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO15	Unmultiplexed	E22	I/O	Resume	N	Y	3.3V	GPI	STRAPPED HI
GPIO16	Unmultiplexed	AC22	I/O	CORE	N	N	3.3V	0	NC
GPIO17	GNT5#	D8	I/O	CORE	N	N	3.3V	N/A	PGNT#5
GPIO18	Unmultiplexed	AC20	I/O	CORE	N	N	3.3V	1	NC
GPIO19	SATA_1GP	AH18	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO20	Unmultiplexed	AF21	I/O	CORE	N	N	3.3V	1	NC
GPIO21	SATA_0GP	AF19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO22	REQ4#	A13	I/O	CORE	N	N	3.3V	Native	PREQ#4
GPIO23	LDRQ_1#	AA5	I/O	CORE	N	N	3.3V	Native	STRAPPED HI
GPIO24	Unmultiplexed	R3	I/O	Resume	N	N	3.3V	GPO	NC (NO CHANGE)
GPIO25	Unmultiplexed	D20	I/O	Resume	Y	N	3.3V	1	HW PULL LOW
GPIO26	Unmultiplexed	A21	I/O	Resume	N	N	3.3V	0	NC
GPIO27	Unmultiplexed	B21	I/O	Resume	N	N	3.3V	0	NC
GPIO28	Unmultiplexed	E23	I/O	Resume	N	N	3.3V	0	NC
GPIO29	OC5#	C3	I/O	Resume	N	N	3.3V	GPI	OC#2
GPIO30	OC6#	A2	I/O	Resume	N	N	3.3V	GPI	OC#3
GPIO31	OC7#	B3	I/O	Resume	N	N	3.3V	GPI	OC#3
GPIO32	Unmultiplexed	AG18	I/O	CORE	N	N	3.3V	1	BIOS_WP#
GPIO33	Unmultiplexed	AC19	I/O	CORE	N	N	3.3V	1	NC
GPIO34	Unmultiplexed	U2	I/O	CORE	N	N	3.3V	0	NC
GPIO35	SATACLKREQ#	AD21	I/O	CORE	N	N	3.3V	1	NC
GPIO36	SATA2GP	AH19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO37	SATA3GP	AE19	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO38	Unmultiplexed	AD20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO39	Unmultiplexed	AE20	I/O	CORE	N	N	3.3V	GPI	STRAPPED HI
GPIO48	GNT4#	A14	I/O	CORE	N	N	3.3V	Native	PGNT#4
GPIO49	CPUPWRGD	AG24	I/O	V_CPU_IO	N	N	V_CPU_IO	Native	H_PWRGD
Following are the GPIOs that need to be terminated properly if not used: GPIO[39:36,23:21,19,7:0]: default as inputs and should be pulled up to Vcc3_3 if unused. GPIO[31:29,15:8]: default as inputs and should be pulled up to VccSus3_3 if unused.									

SIO W83627EHF

GPIO	Alt Func	PIN	USAGE	Input/Output	NOTES
GP24	MDAT	66	MSDAT#	I/OD16ts	PS2 Mouse Data.
GP25	MCLK	65	MSCLK#	I/OD16ts	PS2 Mouse Clock.
GP26	KDAT	63	KBDAT#	I/OD16ts	Keyboard Data.
GP27	KCLK	62	KBCLK#	I/OD16ts	Keyboard Clock.
GP32	SCL/RSTOUT2#	90	SMBCLK_ISO	INts	Serial Bus clock.
GP33	SDA/RSTOUT3#	89	SMBDATA_ISO	I/OD12ts	Serial bus bi-directional Data.
GP35	Unmultiplexed	87	UNUSED		
GP36	Unmultiplexed	69	UNUSED		
GP37	Unmultiplexed	64	UNUSED		
GP54	PWROK	71	UNUSED		
GP40	RIB#	85	RIB#	INt	Ring Indicator.
GP41	DCDB#	84	DCDB#	INt	Data Carrier Detect.
GP42	IRTX/SOUTB	83	IRTX(SOUTB)	OUT8	IR Transmitter output./UART B Serial Output.
GP43	IRRX/SINB	82	IRRX(SINB)	INt	Serial Input./IR Receiver input.

SIO W83627EHF(CONTINUE)

GPIO	Alt Func	PIN	USAGE	Input/Output	NOTES
GP44	DTRB#	81	DTRB#	OUT8	UART B Data Terminal Ready.
GP45	RTSB#	80	RTSB#	OUT8	UART B Request To Send.
GP46	DSRB#	79	DSRB#	INt	Data Set Ready.
GP47	CTSB#	78	CTSB#	INt	Clear To Send.
GP50	EN_VRM10/WDTO#	77	STRAPPED DOWN	INcd	defined as VID transition voltage level
GP51	RSMRST#	75	RSMRST#	OD12	Resume reset signal output.
GP52	SUSB#	73	SLP_S3#	INt	System S3 states input.
GP53	PSON#	72	PSON#	OD12	This pin generates the PWRCTL# signal while the power is off.
GP56	PSIN	68	PSIN	INId	Panel Switch Input.
GP57	PSOUT#	67	PSOUT#	OD12	Panel Switch Output.
GP60	RIA#	57	RIA#	INt	Ring Indicator.
GP61	DCDA#	56	DCDA#	INt	Data Carrier Detect.
GP62	SOUTA/PENKBC	54	SOUTA	OUT8	UART A Serial Output.
GP63	SINA	53	SINA	INt	Serial Input.
GP64	DTRA#/PENROM	52	DTRA#	OUT8	UART A Data Terminal Ready.
GP65	RTSA#/HEFRAS	51	RTSA#	OUT8	UART A Request To Send.
GP66	DSRA#	50	DSRA#	INt	Data Set Ready.
GP67	CTSA#	49	CTSA#	INt	Clear To Send.

PCI Config.

DEVICE	MCPI	INT	PIN	REQ#/GNT#	IDSEL	CLOCK
LAN				PREQ#4 PGNT#4	AD20	PCI_LAN
PCI1				PIRQ#A PIRQ#B PIRQ#C PIRQ#D	AD16	PCI_CLK0
PCI2				PIRQ#B PIRQ#C PIRQ#D PIRQ#A	AD17	PCI_CLK1

DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	A0H	P_DDR0_A/N_DDR0_A P_DDR1_A/N_DDR1_A P_DDR2_A/N_DDR2_A
DIMM 2	A4H	P_DDR0_B/N_DDR0_B P_DDR1_B/N_DDR1_B P_DDR2_B/N_DDR2_B

JUMPER SETTING


JBAT1	(1-2)NORMAL	(2-3)CLEAR
-------	-------------	------------


JCI1	Chassis Intrusion
Open	Normal
(1-2)	Chassis Open

Pin			
GPIO MAP & JUMPER SETTING			
Doc#	Document Number	MS-7379	Rev 2.0
Date	Thursday, July 12, 2007	Sheet	32 of 34



PWROK MAP





Title			RESET MAP	
Size	Document Number		MS-7379	
Date:	Thursday, July 12, 2007	Sheet	34	of 34
		Rev	2.0	